

## AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Currently Amended) An SRAM device, comprising:

an SRAM array coupled to row peripheral circuitry by a word line and coupled to column peripheral circuitry by bit lines; and

a sleep mode voltage controller configured to provide both an array high supply voltage  $V_{ADD}$  that is lower than a high operating voltage  $V_{DD}$  and an array low supply voltage  $V_{ASS}$  that is higher than a low operating voltage  $V_{SS}$  to said SRAM array during a sleep mode;

wherein said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  are provided concurrently.

2. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides said array high supply voltage  $V_{ADD}$  relative to a well voltage.

3. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides said array low supply voltage  $V_{ASS}$  relative to a substrate voltage.

4. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides a well voltage at about said high operating voltage  $V_{DD}$  during said sleep mode.

5. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on transistor parameters.

6. (Previously Presented) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller adjusts said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a transistor parameter.

7. (Previously Presented) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller employs a component selected from the group consisting of:

- a transistor,
- a diode, and
- a low-drop out regulator.

8. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller further provides a well voltage and said array high supply voltage  $V_{ADD}$ , said array low supply voltage  $V_{ASS}$  and said well voltage are provided as a set of optimum values for a general technology class of transistors.

9. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller adjusts said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a sleep mode current.

10. (Original) The SRAM device as recited in Claim 9 wherein said sleep mode voltage controller refines said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a diode leakage current.

11. (Original) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller further provides a well voltage such that an n-channel back bias voltage, a p-channel back bias voltage and a voltage across a SRAM cell are all about a same voltage.

12. (Previously Presented) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a minimum voltage across said SRAM array that is sufficient for data retention.

13. (Previously Presented) The SRAM device as recited in Claim 1 wherein said sleep mode voltage controller provides said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a minimum voltage across said SRAM array that is sufficient for data retention and minimizing a total leakage current.

14. (Currently Amended) A method of operating an SRAM device, comprising:  
employing in an integrated circuit an SRAM array coupled to row peripheral circuitry by a word line and coupled to column peripheral circuitry by bit lines; and  
providing both an array high supply voltage  $V_{ADD}$  that is lower than a high operating voltage  $V_{DD}$  and an array low supply voltage  $V_{ASS}$  that is higher than a low operating voltage  $V_{SS}$  to said SRAM array during a sleep mode;

wherein said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  are provided concurrently.

15. (Original) The method as recited in Claim 14 wherein said providing said array high supply voltage  $V_{ADD}$  is relative to a well voltage.

16. (Original) The method as recited in Claim 14 further comprising providing a well voltage at about said high operating voltage  $V_{DD}$  during said sleep mode.

17. (Original) The method as recited in Claim 14 wherein said providing said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  is based on transistor parameters.

18. (Previously Presented) The method as recited in Claim 14 further comprising adjusting said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a transistor parameter.

19. (Previously Presented) The method as recited in Claim 14 wherein said providing employs a component selected from the group consisting of:

- a transistor,
- a diode, and
- a low-drop out regulator.

20. (Original) The method as recited in Claim 14 further comprising providing a well voltage wherein said array high supply voltage  $V_{ADD}$ , said array low supply voltage  $V_{ASS}$  and said well voltage are provided as a set of optimum values for a general technology class of transistors.

21. (Original) The method as recited in Claim 14 further comprising adjusting said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a sleep mode current.

22. (Original) The method as recited in Claim 21 further comprising refining said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  based on a diode leakage current.

23. (Original) The method as recited in Claim 14 further comprising providing a well voltage such that an n-channel back bias voltage, a p-channel back bias voltage and a voltage across a SRAM cell are all about a same voltage.

24. (Currently Amended) An SRAM device, comprising:

an SRAM array coupled to row peripheral circuitry by a word line and coupled to column peripheral circuitry by bit lines; and

a sleep mode voltage controller configured to provide both an array high supply voltage  $V_{ADD}$  and an array low supply voltage  $V_{ASS}$  to said SRAM array during a sleep mode and modify said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  during transition from an active mode to said sleep mode;

wherein said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  are provided concurrently.

25. (Original) The SRAM device as recited in Claim 24 wherein said sleep mode voltage controller performs said modify based on reducing current leakage of said SRAM array and providing sufficient voltage across said SRAM array via said array high supply voltage  $V_{ADD}$  and said array low supply voltage  $V_{ASS}$  to retain data.

26. (Original) The SRAM device as recited in Claim 24 wherein said sleep mode voltage controller provides said array high supply voltage  $V_{ADD}$  lower than  $V_{n-well}$  during said sleep mode.

27. (Original) The SRAM device as recited in Claim 24 wherein said sleep mode voltage controller provides said array low supply voltage  $V_{ASS}$  higher than a substrate voltage during said sleep mode.

28. (Original) The SRAM device as recited in Claim 24 wherein said sleep mode voltage controller is configured to regulate said array high supply voltage  $V_{ADD}$  relative to said array low supply voltage  $V_{ASS}$  during said sleep mode.

29. (Original) The SRAM device as recited in Claim 24 wherein said sleep mode voltage controller is configured to regulate said array low supply voltage  $V_{ASS}$  relative to said array high supply voltage  $V_{ADD}$  during said sleep mode.